

AMENDMENTS TO THE CLAIMS

Claims 1-19 (Canceled)

Claim 20 (Newly Added): A method for fabricating a semiconductor memory element arrangement, comprising the steps of:

forming a first electrically insulating layer on a substrate;

forming a layer system, including a floating gate and a multiple tunnel barrier arrangement formed on the floating gate, on the first electrically insulating layer;

forming a first trench structure in the layer system, the first trench structure having first trenches arranged parallel to one another and extending as far as the first electrically insulating layer;

forming a second trench structure in the layer system, the second trench structure having second trenches arranged parallel to one another and extending as far as the first electrically insulating layer, the second trenches being arranged perpendicular to the first trenches;

forming, in the first and second trench structures, a first gate electrode adjacent to the floating gate through which first gate electrode electrical charge can be fed or can be dissipated from; and

forming, in the first and second trench structures, a second gate electrode adjacent to the tunnel barrier arrangement, wherein through the second gate electrode an electrical charge transmission of the multiple tunnel barrier arrangement can be controlled.

Claim 21 (Newly Added): The method as claimed in claim 20, wherein the steps of forming the first and second trench structures comprise the steps of:

forming a second electrically insulating layer on the multiple tunnel barrier arrangement;
and

patterning the second electrically insulating layer in accordance with the first and second trench structures.

Claim 22 (Newly Added): The method as claimed in claim 21, wherein the step of patterning the second electrically insulating layer comprises the steps of:

performing a first photolithography step by using a first photomask having a pattern of parallel strip-type openings whose width corresponds to the minimum feature size of the first trenches; and

performing a second photolithography step using a second photomask having a pattern of parallel strip-type openings which are arranged perpendicular to the strip-type openings of the first photomask and whose width corresponds to the minimum feature size of the second trenches.

Claim 23 (Newly Added): The method as claimed in claim 22, further comprising the step of, after the first photolithography step and before the second photolithography step, forming spacers on the second electrically insulating layer in the first trenches.

Claim 24 (Newly Added): The method as claimed in claim 20, wherein the first trenches have a smaller width than the second trenches.

Claim 29 (Newly Added): The method as claimed in claim 20, wherein the first and second gate electrodes are formed from polysilicon.

Claim 30 (Newly Added): The method as claimed in claim 20, wherein the multiple tunnel barrier arrangement comprises a layer stack of an alternating layer sequence of semiconducting and insulating layers.

Claim 31 (Newly Added): The method as claimed in claim 30, wherein the semiconducting layers of the layer stack are formed from undoped polysilicon.

Claim 32 (Newly Added): The method as claimed in claim 30, wherein the insulating layers of the layer stack are formed from silicon nitride or silicon dioxide.

Claim 33 (Newly Added): The method as claimed in claim 30, wherein the semiconducting layers of the layer stack are formed with a thickness in a range of 30 to 50 nm and the insulating layers are formed with a thickness in a range of 2 to 4 nm.

Claim 34 (Newly Added): The method as claimed in claim 30, wherein the semiconducting layers of the layer stack are formed with a thickness and also a grain size of at most 2 nm and the insulating layers are formed with a thickness of at most 1.5 nm.

